U-M computer scientists and colleagues author book on VLSI physical design

Associate Professor Igor Markov and CSE doctoral student Jin Hu have co-authored a new book with Andrew B. Kahng and Jens Lienig, entitled “VLSI Physical Design: From Graph Partitioning to Timing Closure,” which has been published […]
book

Associate Professor Igor Markov and CSE doctoral student Jin Hu have co-authored a new book with Andrew B. Kahng and Jens Lienig, entitled “VLSI Physical Design: From Graph Partitioning to Timing Closure,” which has been published by Springer.

The book addresses the physical design of integrated circuits, which remains one of the most interesting and challenging areas in the field of Electronic Design Automation. This book introduces and evaluates algorithms used during physical design to produce a geometric chip layout from an abstract circuit design, and presents the essential and fundamental algorithms used within each physical design stage. Its focus is on algorithms for digital ICs, such as system partitioning for field-programmable gate arrays (FPGAs) or clock network synthesis for application-specific integrated circuits (ASICs). Similar design techniques can be applied to other implementation contexts such as multi-chip modules (MCMs) and printed circuit boards (PCBs).

Development of the book was a three-year project for the authors. Prof. Markov and Ms. Hu hope it will be used in U-M graduate-level courses, such as EECS 527, and in other programs.

Prof. Markov is a member of the Advanced Computer Architecture Laboratory (ACAL) at CSE. Jin Hu is a Ph.D. student working with Prof. Markov.

Andrew Kahng is a Professor of CSE and ECE at UC San Diego. Jens Lienig is a Professor at Dresden University of Technology.

More Information:

PDF of partial book contents: foreward, preface, table of contents, and partial chapter 1

Springer webpage with browseable version and purchase information

Amazon webpage with purchase information

Explore:
Chip Design & Architectures; Division News